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Abstract 
Chiba University is currently developing a Circularly Polarized Synthetic Aperture Radar 
(CP-SAR) that operates at L, C and X bands. The CP-SAR sensor will be deployed on 
several platforms, such as unmanned aerial vehicle (UAV), airborne and microsatellite. 
The SAR image processor has an important role in SAR system to produce two-
dimensional SAR image that converted from the raw data in the real or near real time. In 
this thesis, this thesis presents the SAR image processor for Airborne and Microsatellite 
using the embedded system on a programmable chip (SoPC) based on FPGA (field-
programmable gate array). The SAR image processor was proposed and developed based 
on AXI Bus IP core Hardware Accelerator (HA) to accelerate the Range Doppler 
Algorithm (RDA). The algorithm is analyzed in detail to obtain the potential 
parallelization that can be applied to optimize the algorithm and to reduce the resource 
utilization of FPGA. The functionality of the implementation is validated using the actual 
raw dataset from ALOS PALSAR sensor and CP-SAR sensor taken by Hinotori-C2 flight 
mission in Indonesia in March 2018. The SAR image processor can generate high-
resolution SAR images with a latency of 6.282s for segment size of 8192 x 8192 pixels 
and speed up to 3.07 times for multicore implementation and consumes 4.78 W of power. 
The proposed SAR image processor could contribute to realize light and small CP-SAR 
system for various platform. 
 
  
 
 
概要 
現在千葉大学ではL、C、およびXバンドで動作する円偏波合成開口レーダ（CP-SAR
）センサの研究開発を進めている。CP-SARは、無人航空機（UAV）、航空機および
小型衛星などのようなプラットフォームに搭載する。SAR画像処理装置は、リアル
タイムまたは準リアルタイムで生データから変換された2次元SAR画像を生成する
SARシステムにおいて重要な役割を有する。本研究では、フィールドプログラマブ
ルゲートアレイ（FPGA）を用いたプログラマブルチップ（SoPC）の組み込みシステ
ムを用いた航空機・小型衛星用SAR画像処理装置を開発した。SAR画像プロセッサで
は、レンジドップラーアルゴリズム（RDA）を高速化するために、AXI Bus IPコアハ
ードウェアアクセラレータ（HA）の活用をづいて提案した。詳細な分析に基はき、
アルゴリズムの最適化を了るうとともにFPGAのリソース使用率の削減に貢献できる
潜在的な並列化を行っ 
た。2018年3月にインドネシアで実施したHinotori-C2の飛行実証実験で撮影された
CP-SARセンサ及びALOS PALSARセンサの実際の生データを使用して、SAR画像プロ
セッサの機能の検証を行った。SAR画像プロセッサは、8192x 8192ピクセルのセグ
メントサイズで6.282秒のレイテンシを持ち、マルチコアの実装では最大3.07倍の高
分解能SAR画像を生成し、電力消費は4.78Wであった。このSAR画像処理装置は今後
様々なプラットフォーム用の軽量かつ小型SARシステムの実現に貢献できる。 
 
  
 
 
Overview of CP-SAR System Development 
Currently, Josaphat Microwave Remote Sensing Laboratory (JMRSL) is developing a 
Circularly Polarized SAR (CP-SAR) sensor using L, C and X band frequency [12, 13]. The 
CP-SAR sensor transmits and receives left-handed circular polarization (LHCP) and right-
handed circular polarization (RHCP) signal and then utilizes the circularly polarized 
scattering properties from the land surface for SAR remote sensing applications. The CP-
SAR sensor application will be implemented in the various field. For the initial SAR 
experiment, the research will be focused on the exploration of elliptical scattering wave 
from the land surface including vegetation, grass, soil, sand, rock, and ice.  
As planned in the JMRSL research roadmap, the CP-SAR sensor will be deployed on 
several platforms, such as an unmanned aerial vehicle (UAV), airborne and 
microsatellite. A UAV is also developed for ground calibration and CP-SAR sensors 
validation. For the airborne CP-SAR, the sensors (L, C, and X bands) will be deployed on 
Boeing 737-200 airborne for further CP characteristic research while the L band CP-SAR 
sensor will be launched on a microsatellite. 
 
Figure 1: General block diagram of a SAR system 
The general block diagram of CP-SAR system deployed on the aircraft is shown in Figure 
1. The antennas marked on the right side of the diagram transmits either RHCP or LHCP 
polarization while the receiving antenna receives both the RHCP and LHCP scattering. 
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The RF system consists of a transmitter, a receiver, a local oscillator, and a low noise 
amplifier. The chirp pulse generator module generates a 150 MHz bandwidth chirp pulse 
modulated by the transmitter into the center frequency of 5.3 GHz. At the receiver 
module, the received waves will be demodulated into in-phase (I) and quadrature (Q) 
component and then digitized for further processing. The SAR image processor will 
process the recorded echo signal data in the form of two-dimensional complex matrix 
data using a range-Doppler algorithm into an SLC image. 
The main objective of the SAR processing subsystem is to convert raw data produced by 
sensors into a two-dimensional image. It is usually done digitally using high-performance 
computing (HPC) cluster in grid environments due to complex computations and a large 
amount of data. Due to size, weight and power limitations, it is difficult to use 
conventional HPC for SAR processing onboard UAV and microsatellite platforms, we 
proposed use a field programmable gate array (FPGA) and lightweight single board 
personal computers as suitable solution candidates for this problem. 
SAR Image Processor Using Programmable Chip 
In this thesis, we design and development of onboard SAR image processor using the 
Range-Doppler algorithm (RDA) implemented on the FPGA board. The main contribution 
of this research is to present hardware and software solutions for SAR image processor 
onboard based on system on a programmable chip (SoPC) using FPGA that provides 
reconfigurable, lightweight, and low power consumption. The RDA algorithm is the 
algorithm that is most commonly used for SAR image formation widely used for 
processing spaceborne and airborne SAR data today. The algorithm operates in the 
frequency domain for both range and azimuth domain. All mathematical operations are 
performed with one-dimensional data array which results in providing simple and 
efficient processing. 
 
 
 
Figure 2: Block diagram of the basic RDA algorithm. 
The block diagram of the basic RDA algorithm is illustrated in Figure 2(a). In RDA, for the 
case, airborne SAR, at an altitude of 4000 m and off-nadir angle of 30o, the slant range 
difference between closest range target (R1 − R0 = 0.056 m) is less than 1/4 of the range 
resolution (c/2B)/4 = 0.999 m. Therefore, RCMC process is not needed, where R1 = 
R0/cos(0.5θaz), R0 is the closest range target to the radar, θaz is 3-dB azimuth 
beamwidth. Thus, the simplified RDA algorithm for the proposed SAR image  processor 
is shown in Figure. 2(b) where the RDA is implemented without RCMC. 
 
Figure 3: Software and hardware partitioning of the RDA algorithm. 
The proposed SAR image processor is implemented using the softcore processor and 
programmable logic in the FPGA hardware. Some parts of the RDA algorithm that 
requires flexibility and reconfigurability are performed in the softcore processor while 
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the components that have high computation complexity are implemented as Hardware 
Accelerator (HA) using FPGA resources. As shown in Figure 3, the range FFT functions, 
multiply and ranges IFFT from the algorithm which is grouped into an RGC HA module. 
The corner turn function is implemented into a COR HA module. Finally, the azimuth 
FFT/IFFT and multiplication with azimuth reference are grouped into AZC HA module. 
The reference function generator is implemented in the MicroBlaze processor. The 
communication among components is handled by the bus interface that is available to 
every HA. 
   
(a) (b) (c) 
Figure 4: The proposed hardware architectures of SAR image processor for 
implementation: (a) RDA-A (initial design); (b) RDA-B (optimized design); (c) Proposed 
parallelized architecture for N HA IP cores.. 
Figure 4.a illustrates the initial architectural design of the proposed SAR image processor 
(RDA-A). The proposed architecture is composed of a MicroBlaze softcore processor and 
hardware accelerators. The system consists of a range compression module (RGC), 
corner turn module (COR) and azimuth compression module (AZFC). If we look into more 
details about what the range and azimuth compression algorithm do, we will find 
significant similarities in the work of performing multiplying FFT and the IFFT tasks. 
These functions are distinguishable by the reference function used in the matched 
filtering process. Accordingly, these two functions can be combined into a more general 
HA by providing different input parameters into the HA. Thus, an optimized hardware 
architecture, namely, RDA-B is proposed. In RDA-B, RGC module and AZCF module is 
grouped into an RCAC HA module with the addition of input parameters. The proposed 
RDA-B model (Figure 4.b) reduces the estimation use of BRAM 18K, DSP48E, FF, and LUT 
resource respectively 34.94%, 6.21 %, 11.19% and 20.61% with similar performance. In 
addition, instead of being used to generate range azimuth reference functions, 
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MicroBlaze softcore processors also control the data flow and control the operating 
modes of RCAC HA IP core.  
Figure. 4.c shows the architectures of proposed parallelized SAR image processor using 
AXI Bus HA IP. The parallelization is implemented using the multi IP cores. A data 
segment is divided into sub-segment data and processed by each parallel module. Taking 
an example of 2 parallel IP cores, a data segment with 8192x8192 elements is divided 
into 2 sub-segments of data, in which the first sub-segment is from the first line until the 
4097th line and the second sub-segment is from the 4097th line until the 8192th line. As 
shown in Fig. 5, the RCAC 0 module will perform matched filtering to each line in the first 
sub-segment, and at the same time, the RCAC 1 module will do the same processing to 
each line of data from the second sub-segment. In this way, the parallelization approach 
does not introduce gaps between the sub-segments. Therefore, data overlap between the 
two sub-segments is not necessary. 
 
Figure 5: The flow of sub-segment data for proposed parallelized architecture. 
Experimental Results 
In order to evaluate the accuracy, the point target data simulation is used of SAR 
processor. The SAR raw data simulation used in the experiments is generated using the 
SAR parameter as listed in Table. 1. The SAR system parameters are selected using a 
narrow antenna beamwidth so that the closest target range (R1 − R0) is less than 1/4 of 
the range resolution in order to eliminate the RCMC process. Figure 4.6 illustrates the 
image result with size 4096 x 4096 data point target simulation. The left image 
represents the result from PC-based SAR processor and the right one represents the 
 
 
resulting image of the proposed SAR Image Processor. Both of the images are almost 
indistinguishable.  
 
Figure 6: The image result from (a) PC-based SAR processor; (b) Proposed SAR image 
processor. 
Table 1: SAR Parameter for Imaging Simulation. 
 
Actual data of CP-SAR image from the Hinotori-C2 mission flight has been chosen to the 
test of the proposed SAR image processor. Hinotori-C2 flight missions conducted in 
March 2018 in the Makassar City, Indonesia are programmed to operate in different 
modes and resolutions. The CP-SAR system installed on the CN235 aircraft is used to 
collect data at an altitude of 1000 m with an aircraft speed of 83.33 m/s. The CP-SAR 
sensor operates at a center frequency of 5.3 GHz, with an off-nadir angle of 30o.   
The SAR image results that are processed using Matlab Software is compared to the SAR 
image produced by the proposed SAR Image Processor. Figure. 7.a shows the SAR image 
focused by the PC-based processor (Matlab) and Figure. 7.b shows the SAR image focused 
by the proposed SAR image processor. The images produced by the PC-based SAR 
( a ) (  b  )  
 
 
processor are relatively the same as the images produced by the proposed SAR 
processor. To examine the correctness of algorithm implementation the SAR Processor, 
range and azimuth profiles are taken through the peak of the compressed target. The 
corner reflector target as shown in Figure 4.12 is analyzed by selecting the area centered 
of the peak. The range and azimuth profile compressed image generated by the PC-based 
processor (Matlab) and the proposed SAR image processor is shown in Figure 7. 
(a) (b) 
 
(c) 
 
(d) 
Figure 7: Hinotori-C2 CP-SAR image from: (a) PC-based processor (Matlab); (b) the 
proposed SAR image processor.); Range and azimuth profiles of the distributed corner 
reflector target: (c) Range profile at line 2582; (d) Azimuth profile at line 2257; 
The SAR processor is designed to work with data with a segment size of 8192x8192 
pixels. The post-implementation of the 2 cores SAR image processor utilizes 88526 LUTs 
(66.16% of the device utilization), 76447 flip-flops (28.57%) and 361 blocks of BRAM 
 
 
(98.90%). The entire system consumes 4.78W of power as estimated by Xilinx Power 
Estimator. The most power consuming component is the Mig 7series DDR3 controller 
(1.582W), followed by the RCAC 0 block (0.617W) and the RCAC 1 block (0.617W). The 
MicroBlaze processor and Ethernet controller only consume 0.192 W and 0.19 W, 
respectively, while the COR 0 block consumes only 0.14 W.  
Finally, parallelization performance is benchmarked by measuring the computation 
speed-up and the parallelization efficiency of the proposed SAR image processor. The 
baseline for implementing multi-core HA IP is the proposed optimized design of RDA-B. 
Table 2 shows the processor latency of 1,2 and 4 cores IP HA implementation. As shown 
in Table 2, the computation speedup for the RCAC module is almost doubled by doubling 
the number of cores. Doubling of the COR module speeds up only 1.42 times and 1.73 
times for 4 cores. Adding cores to the COR module has no significant impact on processing 
speed. This is due to the COR module which spends most of the time in accessing the 
shared memory pool.  
Table 2: Latency (seconds) of Multicores Implementation. 
 
Conclusions 
We have proposed an onboard SAR image processor architecture based on AXI Bus 
Hardware Accelerator IP for airborne SAR. The SAR image processor is implemented on 
a Xilinx Artix-7 FPGA AC701 Evaluation Kit with a multicore hardware accelerator. The 
proposed processor uses simplified RDA algorithm and is capable of generating high-
resolution SAR image. The hardware architecture is implemented using the software-
hardware embedded design paradigm that provides flexibility and easiness to be reused 
for other systems. The functionality of the system is tested by processing the raw image 
data from ALOS PALSAR into a SAR image. The results of the implementation showed 
 
 
that the proposed HA IP cores are modularized, highly configurable and consume very 
low power. It is highly suitable and feasible for use in airborne and microsatellite CP-SAR 
onboard data processing. 
